

# **SNS COLLEGE OF TECHNOLOGY**

**An Autonomous Institution**

**Coimbatore-35**



**Department of Computer Science and Engineering**

**23CST206-OPERATING SYSTEMS AND VIRTUALIZATION**

**B.E- CSE /IV SEMESTER**

**UNIT - III MEMORY MANAGEMENT**

**Topic 3:Paging**

# Paging - Structure of the Page Table

# What is Paging?

Paging is the process of moving parts of a program, called pages, from secondary storage into main memory (RAM). The main idea is to break a program into smaller fixed-size blocks called pages.

## Non-Contiguous Allocation

Process doesn't need contiguous memory space.

## On-Demand Loading

Pages load when needed, allowing more processes to run.


## Simplified Allocation

Memory allocated in fixed-size pages.

# Paging Memory Management Technique

Paging is a memory management technique in which:

- Logical (virtual) memory is divided into fixed-size blocks called **pages**
- Physical memory is divided into fixed-size blocks called **frames**
- Pages are mapped to frames using a **page table**



# Paging in Memory Management

Paging addresses common challenges in allocating and managing memory efficiently. Why paging is needed as a memory management technique:

Memory Fragmentation

Dynamic Process Size

---

Logical (Virtual) Address Space

The set of all addresses generated by a process during program execution.

Physical Address Space


The set of actual memory addresses available in main memory (RAM).

## Working of Paging

# Simple Explanation

Paging is a memory management technique in which logical memory is divided into fixed-size pages and physical memory is divided into fixed-size frames. Pages of a process can be stored in any available frame, not necessarily in contiguous memory.

# How Paging Works



**Divide Logical**


**Divide Physical**

**Load Pages**


**Create Page  
Table**

**Address  
Translation**

# Steps Involved in Paging




## Address Structure in Paging



# What is a Page Table?

A page table is a data structure maintained by the operating system for each process that stores the mapping between logical pages and physical memory frames.




Frame Number	Valid / Invalid	Protection Bit	Optional Information		
			Reference	Caching	Dirty Bit
34	valid	Read	4	Disable	1
14	Invalid	Read	5	Disable	1

Page Table with 2 Entries

# Purpose of the Page Table


The main purpose of a page table is to keep track of the mapping between logical addresses used by a program and physical addresses in the computer's memory.




伏心美株

Dareidal-in Traastation

# Characteristics of the Page Table



# How Page Table Works





# What Does a Page Table Contain?

Each page table entry (PTE) typically includes:

	<b>Page Number</b> Identifies the logical page		<b>Frame Number</b> Physical memory location		<b>Valid/Invalid Bit</b> Indicates if page is present or not
	<b>Protection Bits</b> Read/write/execute permissions		<b>Dirty Bit</b> Indicates if page was modified		

# Techniques for Structuring the Page Table

Common techniques used for structuring the page table:



# Hierarchical Paging (Multilevel Paging)

**Definition:** Hierarchical Paging divides a large page table into multiple smaller page tables, arranged in levels.

## Problem Solved


Page table may be too big to fit in contiguous space, so we use a hierarchy with several levels.

## Approach

Logical address space is broken up into multiple page tables.

## Implementation

One of the simplest techniques using two-level or three-level page tables.



# Two Level Page Table

Consider a system having 32-bit logical address space and page size of 1 KB:

## Initial Division

- Page Number: 22 bits
- Page Offset: 10 bits

## After Paging the Page Table



- Page Number: 12 bits
- Page Offset: 10 bits

## Logical Address Structure

**P1:** Index into Outer Page table

**P2:** Displacement within page of Inner page table

Address translation works from outer page table inward (forward-mapped).



# Three Level Page Table

For a system with 64-bit logical address space, a two-level paging scheme is not appropriate. With page size of 4KB, dividing the outer page table results in a three-level page table.

## 1 Two-Level Issue



64-bit address space creates excessively large outer page table

## 2 Solution

Divide the outer page table into additional level


## 3 Result

Three-level page table structure manages large address spaces efficiently



# Hashed Page Tables

This approach is used to handle address spaces larger than 32 bits. The virtual page number is hashed into a page table containing a chain of elements hashing to the same location.



1

## Virtual Page Number

The virtual page number of the address

2


## Mapped Page Frame

The value of the mapped page frame

3

## Pointer

A pointer to the next element in the linked list



# Hashed Page Table Address Translation

## Translation Process

Virtual page numbers are compared in the chain searching for a match.

If match is found, corresponding physical frame is extracted.

## Clustered Page Tables


Variation for 64-bit address space where each entry refers to several pages (e.g., 16) rather than 1.

Used for sparse address spaces with non-contiguous, scattered memory references.

# Inverted Page Tables


The Inverted Page table combines a page table and a frame table into a single data structure.

**Structure**  
**Trade-off**



# Paging – Structure of the Page Table

A design thinking approach to understanding memory management





# Problem Statement

Modern operating systems must run multiple large programs simultaneously in limited main memory. If programs are loaded contiguously, memory gets wasted due to external fragmentation, and processes may fail even when enough total memory exists.


## The Core Challenge

How can the OS efficiently store and access a process divided into pages, while quickly translating logical addresses into physical addresses without wasting memory or slowing down execution?






# Problem Definition Stage



# Solution Exploration Stage

Multiple architectural approaches exist for structuring page tables, each with distinct trade-offs:



# Structure of a Page Table Entry

Each Page Table Entry (PTE) contains multiple fields that enable effective memory management and protection:

Field	Description
Page Number	Logical page number for indexing
Frame Number	Corresponding physical frame in main memory
Valid/Invalid Bit	Indicates whether page is currently in memory
Protection Bits	Defines Read, Write, and Execute permissions
Dirty Bit	Flags page modification for write-back decisions
Reference Bit	Used by page replacement algorithms

# Logical Address Format


A logical address generated by the CPU consists of two distinct components that work together for address translation:

## Page Number

Indexes into the page table to locate the corresponding entry


## Offset


Specifies the exact position within the selected page




# Address Translation Process

The memory management unit translates logical addresses to physical addresses through a systematic process:





# Page Table Structure Mind Map



# PUZZLE FOR CLASSROOM / EXAM

## PUZZLE QUESTION

A user accesses a Windows desktop from a low-end device, runs Excel without installing it locally, saves files to a single logical drive that spans multiple disks, and connects through a software-configured network.



## PUZZLE ANSWER

### Desktop Virtualization



### Application Virtualization



### Storage Virtualization



### Network Virtualization

