## UNIT II ARITHMETIC OPERATIONS

Addition and subtraction of signed numbers - Design of fast adders Multiplication of positive numbers - Signed operand multiplication- fast


## Recap the previous Class



## Unsigned Sequential Multiplication



## Unsigned Sequential Multiplication

| Example 1: $(10) \times(13)$ | C | A | Q |  |
| :---: | :---: | :---: | :---: | :---: |
| Assume 5-bit numbers. | 0 | 00000 | 01101 | Initialization |
| $\begin{aligned} & \text { M: }\left(\begin{array}{lllll} (0 & 1 & 0 & 1 & 0 \end{array}\right)_{2} \\ & \text { Q: }\left(\begin{array}{llllll} 1 & 1 & 0 & 1 \end{array}\right) \end{aligned}$ | 0 | $\begin{array}{llllll}0 & 1 & 0 & 1 & 0 \\ 0 & 0 & 1 & 0 & 1\end{array}$ | $0{ }_{0}^{0} 111001$ | $\mathrm{A}=\mathrm{A}+\mathrm{M} \quad$ Step 1 |
|  | 0 0 | 00101 00101 | 001110 0 | Shift $\mathrm{A}=\mathrm{A}+0$ Step 2 |
| $\begin{aligned} & \text { Product }=130 \\ & =(0010000010)_{2} \end{aligned}$ | 0 | 00010 | 10011 | Shift Step |
|  | 0 | 01100 | 10011 | $\mathrm{A}=\mathrm{A}+\mathrm{M}$ Step 3 |
|  | 0 | 00110 | 01001 | Shift |
|  | 0 | 10000 | 01001 | $\mathrm{A}=\mathrm{A}+\mathrm{M}$ Step 4 |
|  | 0 | 01000 | 00100 | Shift |
|  | 0 | 01000 | 00100 | $\mathrm{A}=\mathrm{A}+0$ Step 5 |
|  | 0 | 00100 | 00010 | Shift |

## Unsigned Sequential Multiplication



## Signed Multiplication

-Can extend the basic shift-and-add multiplication method to handle signed numbers.

- One important difference:
-Required to sign-extend all the partial products before they are added.
-Recall that for 2's complement representation, sign extension can be done by replicating the sign bit any number of times.

$$
0101=00000101=0000000000000101=00000000000000000000000000000101
$$

```
1011 = 1111 1011 = 11111111 1111 1011 = 1111 11111111111111111111111111011
```


## 6-bit 2's complement multiplication

Note: For n-bit multiplication, since we are generating a $2 n-$ bit product, overflow can never occur.

Example

-13 x $11=5$ Bit Representation
Solution : 1101110001 (-143)

|  |  |  |  |  | 1 | 1 | 0 | 1 | 0 | 1 | $(-11)$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |  |  |  |  |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | $(-286)$ |

# Booth's Algorithm for Signed Multiplication 

- In the conventional shift-and-add multiplication as discussed, for n-bit multiplication, we iterate n times.
- Add either 0 or the multiplicand to the $2 n$-bit partial product (depending on the next bit of the multiplier).
-Shift the $2 n$-bit partial product to the right.
- Essentially we need $\boldsymbol{n}$ additions and $\boldsymbol{n}$ shift operations.
- Booth's algorithm is an improvement whereby we can avoid the additions whenever consecutive 0's or 1's are detected in the multiplier.
- Makes the process faster.


## Basic Idea Behind Booth's Algorithm

- We inspect two bits of the multiplier $\left(\mathrm{Q}_{\mathrm{i}}, \mathrm{Q}_{\mathrm{i}-1}\right)$ at a time.
- If the bits are same (00 or 11), we only shift the partial product.
- If the bits are 01 , we do an addition and then shift.
- If the bits are 10, we do a subtraction and then shift.
- Significantly reduces the number of additions / subtractions.
- Inspecting bit pairs as mentioned can also be expressed in terms of Booth's Encoding.
- Use the symbols $+1,-1$ and 0 to indicate changes w.r.t. $Q_{i}$ and $Q_{i-1}$.
- 01 ->+1, 10 -> -1, 00 or 11 -> 0 .
- For encoding the least significant bit $\mathrm{Q}_{0}$, we assume $\mathrm{Q}_{-1}=0$.


## Examples of Booth encoding

a) $01110000 \quad:: \quad+100-10000$
b)01110110 :: +100-1+10-10
c) $00000111 \quad: \quad 0000+100-1$
d) $01010101 \quad: \quad+1-1+1-1+1-1+1-1$

- The last example illustrates the worst case for Booth's multiplication (alternating 0's and 1's in multiplier).
- In the illustrations, we shall show the two multiplier bits explicitly instead of showing the encoded digits.

STAR
$\mathrm{T} \downarrow$
$\begin{gathered}\mathrm{A}=0 ; \mathrm{Q}_{-1}=0 \\ \text { COUNT }=\mathrm{n} ; \\ \mathrm{M}=\text { multiplicand; } \\ \mathrm{Q}=\text { multiplier; }\end{gathered}$


M: n-bit multiplicand
Q: n-bit multiplier
A: n-bit temporary register
$\mathrm{Q}_{\text {-1 }}$ : 1-bit flip-flop

Skips over consecutive 0's and 1's of the multiplier $\mathbf{Q}$.

| Examole 1: $(-10) \times(13)$ | A | Q | $\mathrm{Q}_{-1}$ | Initialization |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 00000 | $0 1 1 0 \longdiv { 1 }$ | 0 |  |  |
|  |  |  |  |  |  |
| $\mathrm{M}:(10110)_{2}$ | 00101 | 00110 | 1 | Shift |  |
| -M: $(01010)_{2}$ | 11011 | 00110 |  | $A=A+M$ | Step 2 |
| Q: $\quad(01101)_{2}$ | $\begin{array}{lllll}111 & 0 & 1\end{array}$ | 1001 |  | Shift |  |
| $\begin{aligned} & \text { Product }=-130 \\ & \quad=(1101111110)_{2} \end{aligned}$ | 00111 | 10011 | 0 | $\begin{aligned} & A=A-M \\ & \text { Shift } \end{aligned}$ | Step 3 |
|  | 00011 | 11001 | 1 |  |  |
|  | 00001 | 11110 | 1 | Shift | Step 4 |
|  | 10111 | 11100 | 1 | $A=A+M$ |  |
|  | 11011 | 11110 | 0 | Shift | Step 5 |

Example 2:
$(-31) \times(28)$
Assume 6 -bit numbers.
M: $(100001)_{2}$ -M: $(011111)_{2}$ Q: $(011100)_{2}$
Product $=-868$
$=(110010011100)_{2}$

A $\quad$ Q $\quad Q_{-1}$
000000011100
000000
000000
$011111 \quad 0001110$
001111
000111110001
0000111110001
$\begin{array}{llll}100100 & 111000 & 1 \\ 110010 & 011100 & 0\end{array}$

Initialization
Shift Step1
Shift Step 2
$A=A-M \quad$ Step 3
Shift
Shift
Step 4
Shift
Step 5
$A=A+M S \operatorname{tep} 6$
Shift

Menurovs Data Path for Booth's Algorithm


## Carl Hamacher, Zvonko Vranesic and Safwat Zaky, "Computer Organization", McGraw-Hill, 6th

 Edition 2012.
## REFERENCES

1. David A. Patterson and John L. Hennessey, "Computer organization and design", MorganKauffman ,Elsevier, 5th edition, 2014.
2. William Stallings, "Computer Organization and Architecture designing for Performance", Pearson Education 8th Edition, 2010
3. John P.Hayes, "Computer Architecture and Organization", McGraw Hill, 3rd Edition, 2002
4. M. Morris R. Mano "Computer System Architecture" 3rd Edition 2007
5. David A. Patterson "Computer Architecture: A Quantitative Approach", Morgan Kaufmann; 5th edition 2011

## THANK YOU

