- 5. Interrupt service register (ISR) It stores the interrupt level which are currently being executed.
- 6. Interrupt mask register (IMR) It stores the interrupt level which have to be masked by storing the masking bits of the interrupt level.
- Priority resolver It examines all the three registers and set the priority of interrupts and according to the priority of the interrupts, interrupt with highest priority is set in ISR register. Also, it reset the interrupt level which is already been serviced in IRR.
- 8. **Cascade buffer** To increase the Interrupt handling capability, we can further cascade more number of pins by using cascade buffer. So, during increment of interrupt capability, CSA lines are used to control multiple interrupt structure.

SP/EN (Slave program/Enable buffer) pin is when set to high, works in master mode else in slave mode. In Non Buffered mode, SP/EN pin is used to specify whether 8259 work as master or slave and in Buffered mode, SP/EN pin is used as an output to enable data bus.

## <u>8279 PROGRAMMABLE KEYBOARD/DISPLAY CONTROLLER</u>

8279 programmable keyboard/display controller is designed by Intel that interfaces a keyboard with the CPU. The keyboard first scans the keyboard and identifies if any key has been pressed. It then sends their relative response of the pressed key to the CPU and vice-a-versa.

#### How Many Ways the Keyboard is Interfaced with the CPU?


The Keyboard can be interfaced either in the interrupt or the polled mode. In the **Interrupt mode**, the processor is requested service only if any key is pressed, otherwise the CPU will continue with its main task.

In the **Polled mode**, the CPU periodically reads an internal flag of 8279 to check whether any key is pressed or not with key pressure.

#### How Does 8279 Keyboard Work?

The keyboard consists of maximum 64 keys, which are interfaced with the CPU by using the key-codes. These key-codes are de-bounced and stored in an 8-byte FIFORAM, which can be accessed by the CPU. If more than 8 characters are entered in the FIFO, then it means more than eight keys are pressed at a time. This is when the overrun status is set.

If a FIFO contains a valid key entry, then the CPU is interrupted in an interrupt mode else the CPU checks the status in polling to read the entry. Once the CPU reads a key entry, then FIFO is updated, and the key entry is pushed out of the FIFO to generate space for new entries.



**Architecture and Description** 

### I/O Control and Data Buffer

This unit controls the flow of data through the microprocessor. It is enabled only when D is low. Its data buffer interfaces the external bus of the system with the internal bus of the microprocessor. The pins A0, RD, and WR are used for command, status or data read/write operations.

### **Control and Timing Register and Timing Control**

This unit contains registers to store the keyboard, display modes, and other operations as programmed by the CPU. The timing and control unit handles the timings for the operation of the circuit.

#### Scan Counter

It has two modes i.e. **Encoded mode** and Decoded mode. In the encoded mode, the counter provides the binary count that is to be externally decoded to provide the scan lines for the keyboard and display.

In the **decoded scan mode**, the counter internally decodes the least significant 2 bits and provides a decoded 1 out of 4 scan on SL0-SL3.

### Return Buffers, Keyboard Debounce, and Control

This unit first scans the key closure row-wise, if found then the keyboard debounce unit debounces the key entry. In case, the same key is detected, then the code of that key is directly transferred to the sensor RAM along with SHIFT & CONTROL key status.

#### FIFO/Sensor RAM and Status Logic

This unit acts as 8-byte first-in-first-out (FIFO) RAM where the key code of every pressed key is entered into the RAM as per their sequence. The status logic generates an interrupt request after each FIFO read operation till the FIFO gets empty.

In the scanned sensor matrix mode, this unit acts as sensor RAM where its each row is loaded with the status of their corresponding row of sensors into the matrix. When the sensor changes its state, the IRQ line changes to high and interrupts the CPU.

#### Display Address Registers and Display RAM

This unit consists of display address registers which holds the addresses of the word currently read/written by the CPU to/from the display RAM.

#### 8279 – Pin Description

The following figure shows the pin diagram of 8279 -

			0.00	LV (+FVA
$RL_2 \square$	1		40	
$RL_3 \square$	2	8279	39	PRL,
CLOCK -	3		38	D RL <sub>0</sub>
IRQ 🗖	4		37	CNTL/STB
RL,	5		36	SHIFT
	6		35	SL <sub>3</sub>
	7		34	SL <sub>2</sub>
RL,	8		33	SL,
RESET	9		32	SL <sub>0</sub>
RD	10		31	DUT B <sub>0</sub>
	11		30	DUT B1
DB <sub>0</sub>	12		29	OUT B2
DB, C	13		28	DUT B3
DB,	14		27	DUT A <sub>0</sub>
DB <sub>3</sub>	15		26	DUT A1
DB, C	16		25	DOUT A2
	17		24	DUT A3
	18		23	D BD
DB7	19		22	
V <sub>ss</sub> (OV) ⊏	20		21	

## Data Bus Lines, DB0 - DB7

These are 8 bidirectional data bus lines used to transfer the data to/from the CPU.

## CLK

The clock input is used to generate internal timings required by the microprocessor.

#### RESET

As the name suggests this pin is used to reset the microprocessor.

## **CS Chip Select**

When this pin is set to low, it allows read/write operations, else this pin should be set to high.

#### A0

This pin indicates the transfer of command/status information. When it is low, it indicates the transfer of data.

### RD, WR

This Read/Write pin enables the data buffer to send/receive data over the data bus.

## IRQ

This interrupt output line goes high when there is data in the FIFO sensor RAM. The interrupt line goes low with each FIFO RAM read operation. However, if the FIFO RAM further contains any key-code entry to be read by the CPU, this pin again goes high to generate an interrupt to the CPU.

## Vss, Vcc

These are the ground and power supply lines of the microprocessor.

## SL0 - SL3

These are the scan lines used to scan the keyboard matrix and display the digits. These lines can be programmed as encoded or decoded, using the mode control register.

## **RL0** – **RL7**

These are the Return Lines which are connected to one terminal of keys, while the other terminal of the keys is connected to the decoded scan lines. These lines are set to 0 when any key is pressed.

## SHIFT

The Shift input line status is stored along with every key code in FIFO in the scanned keyboard mode. Till it is pulled low with a key closure, it is pulled up internally to keep it high

## CNTL/STB - CONTROL/STROBED I/P Mode

In the keyboard mode, this line is used as a control input and stored in FIFO on a key closure. The line is a strobe line that enters the data into FIFO RAM, in the strobed input mode. It has an internal pull up. The line is pulled down with a key closure.

## BD

It stands for blank display. It is used to blank the display during digit switching.

## OUTA0 - OUTA3 and OUTB0 - OUTB3

These are the output ports for two 16x4 or one 16x8 internal display refresh registers. The data from these lines is synchronized with the scan lines to scan the display and the keyboard.

## **Operational Modes of 8279**

There are two modes of operation on 8279 – Input Mode and Output Mode.

## Input Mode

This mode deals with the input given by the keyboard and this mode is further classified into 3 modes.

- Scanned Keyboard Mode In this mode, the key matrix can be interfaced using either encoded or decoded scans. In the encoded scan, an 8×8 keyboard or in the decoded scan, a 4×8 keyboard can be interfaced. The code of key pressed with SHIFT and CONTROL status is stored into the FIFO RAM.
- Scanned Sensor Matrix In this mode, a sensor array can be interfaced with the processor using either encoder or decoder scans. In the encoder scan,  $8 \times 8$  sensor matrix or with decoder scan  $4 \times 8$  sensor matrix can be interfaced.
- Strobed Input In this mode, when the control line is set to 0, the data on the return lines is stored in the FIFO byte by byte.

## **Output Mode**

This mode deals with display-related operations. This mode is further classified into two output modes.


- **Display Scan** This mode allows 8/16 character multiplexed displays to be organized as dual 4-bit/single 8-bit display units.
- **Display Entry** This mode allows the data to be entered for display either from the right side/left side.

# Programmable peripheral interface 8255

PPI 8255 is a general purpose programmable I/O device designed to interface the CPUwith its outside world such as ADC, DAC, keyboard etc. We can program it according to the given condition. It can be used with almost any microprocessor.

It consists of three 8-bit bidirectional I/O ports i.e. PORT A, PORT B and PORT C. We can assign different ports as input or output functions.

## Block diagram -



It consists of 40 pins and operates in +5V regulated power supply. Port C is further divided into two 4-bit ports i.e. port C lower and port C upper and port C can work in either BSR (bit set rest) mode or in mode 0 of input-output mode of 8255. Port B can work in either mode 0 or in mode 1 of input-output mode. Port A can work either in mode 0, mode 1 or mode 2 of input-output mode.

It has two control groups, control group A and control group B. Control group A consist of port A and port C upper. Control group B consists of port C lower and port B.

Depending upon the value if CS', A1 and A0 we can select different ports in different modes as input-output function or BSR. This is done by writing a suitable word in control register (control word D0-D7).