

SNS COLLEGE OF TECHNOLOGY Coimbatore-35 An Autonomous Institution



Accredited by NBA – AICTE and Accredited by NAAC – UGC with 'A++'(III Cycle) Grade Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

23ECB101 – CIRCUIT ANALYSIS AND DEVICES

I YEAR/ II SEMESTER

UNIT 4 – TRANSISTORS AND THEIR APPLICATIONS

TOPIC - JFET



Field Effect Transistor




FET has several advantages over BJT


- 1. Current flow is due to majority carriers only
- 2. Immune to radiation
- 3. High input resistance
- 4. Less noisy than BJT
- 5. No offset voltages at zero drain current
- 6. High thermal stability



J J FET Symbol







N Channel FET


P Channel FET

Fig 4 . JFET symbols





Classification of Field Effect Transistors





JFET



Based on the construction JFETS are of Two types

1.N Channel FET

2.P Channel FET



Construction






Fig 3. Construction of N Channel FET



Construction of FET



Source: The source is the terminal through which majority carriers enter the Silicon Bar

Drain: Terminal through which Majoroty carriers leave the bar

Gate: controls Drain current and is always reverse biased




Construction of FET



Analogy:

- ☐ The operation of FET can be compared to the water flow through a flexible pipe
- □When One end is pressed the cross sectional area decreases hence water flow decreases
- □ In a FET drain is similar to outlet
- □Gate is similar to control in the figure 2





Operation




Principle: To control the drain current FET makes use of channel formed in by Space charge region between Gate and the bar

By increasing the reverse bias the width of space charge region decreases

As a result the channel Resistance increases

The Drain current decreases








Working







Working



N Channel FET	P Channel FET
Source connected to -VE	Source connected to +VE
Drain Connected to +ve	Drain Connected to -ve
Gate connected to –ve (Reverse Biased)	Gate connected to +ve (Reverse Biased)





when Voltage is applied between source and Drain majority carriers move through the channel between depletion region

- The value of Drain current is maximum when no externalvoltage is applied between gate and source
- When gate to source reverse bias increases the depletion region widens and channel width decreases hence Drain current decreases





- . Hence Drain current decreases
- . When gate to source voltage is increased further The channel completely closes
- . This is called pinch off region
- . This reduces Drain current to Zero
 - The Gate to source voltage at which the Drain current is zero is called "Pinch off Voltage"



P P Type and N type FETs s



N Channel FET

- 1. Current carriers are Electrons
- Mobility of electrons is almost twice that of Holes in P channel FET
- 3. Low input Noise
- 4. Large Transconductance

P Channel FET

Current carriers are holes

Mobility of holes is poor

More noise

Low Transconductance





Electrical behavior is described in terms of the parameters of the Device. They are obtained from the characteristics. Important Parameters for FET are

- 1.DC Drain resistance
- 2.AC drain Resistance
- 3. Transconductance





1. DC Drain resistance: Defined as Ratio of Drain to source Voltage V_{DS} to Drain current $I_{D.}$ Also

called static or Ohmic Resistance

2. Mathematically

$$R_{DS} = V_{DS}/I_{D}$$





- 1. AC Drain resistance: Defined as the resistance between Drain to source when JFET is operating in Pinch off Region or saturation Region
- 2. Mathematically

$$r_D = \overline{V_{DS}}_D$$
 When V_{GS} is constant I





1. Transconductance (g_m) : It is given by the ratio of small change in drain current to the corresponding change in the Gate to source

Voltage VGS. Also known as Forward

Transmittance

2. Mathematically $g_m \Box \frac{\Box I}{D}$


FEET and BJJT


FET


- 1.Uni polar device
- 2. Voltage controlled Device
- 3. High input impedance
- (in Mega ohms)
- 1.Better thermal stability
- 2. High switching speeds
- 3.Less Noisy
- 4.Easy to fabricate


BJT

- 1.Bipolar
- 2Current Controlled device
- 3.Low input impedance
- 4.Low thermal stabilty
- 5.Lower switching speeds
- 6.More noisy
- 7.Diffuicult to fabricate on IC IC











DISADVANTAGES OF FET OVER BJT



□ FETs have a drawback of smaller gain bandwidth product compared to BJT.





Features

The high input impedance, low output impedance and low noise level make FET for superior of the bipolar transistor.

☐ Applications

□ As a buffer amplifier which isolates the preceding stage from the following stage.







Phase shift oscillators: The high input impedance of FET is especially valuable in phase shift oscillator to minimize the loading effect.


In voltmeters: The high input impedance of FET is useful in voltmeters to act as an input stage.











JFET

N CHANNEL JFET P CHANNEL JFET





