

### SNS COLLEGE OF TECHNOLOGY Coimbatore-35 An Autonomous Institution



Accredited by NBA – AICTE and Accredited by NAAC – UGC with 'A++'(III Cycle) Grade Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai

**DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING** 

#### **23ECB101 – CIRCUIT ANALYSIS AND DEVICES**

I YEAR/ II SEMESTER

**UNIT 4 – TRANSISTORS AND THEIR APPLICATIONS** 

**TOPIC - MOSFET** 

12/06/2024



12/06/2024

# Metal oxide semiconductor field deffect transistor (MOSFET)







The input impedance of a MOSFET is much more than that if a FET because of very small leakage current.

 MOSFETs has much greater commercial Importance than JFET





•The MOSFET can be used in any of the circuits covered for the FET.

•Therefore all the equations apply equally well to the MOSFET and FET in amplifier connections.





•MOSFETs uses a metal gate electrode (instead of p-n junction in JFET), separated from the semi conductor by an Insulating thin layer sio<sub>2</sub> to modulate the resistance of the conduction channel.





It is also called as insulated gate FET (IGFET)

MOSFETs operates both in the depletion mode as well as an the enhancement mode







Differences between MOSFET and FET



There is only a single *p*-region. This is called *substrate*.

A thin layer of metal oxide is deposited over the left side of the channel. A metallic gate is deposited over the oxide layer. As silicon dioxide is an insulator, therefore a gate is insulated from the channel. For this reason MOSFET is some times called insulated gate FET.



# EVENAANCEMENTMOSFETET





**P** channel Enhancement MOSFET

 A p-channel MOSFET consists of lightly doped n-substrate into which two heavily doped p<sup>+</sup> regions act as the source and the drain.

A thin layer of  $SiO_2$  is grown over the surface of the entire assembly..

Construction





**P** channel Enhancement MOSFET

- Holes are cut into this
  SiO2 layer for making contact with p+ source and drain regions.
  - On the  $S_iO_2$  layer, a metal (alluminium) layer is overlaid covering the entire channel region from source to drain.
- This aluminum layer constitutes the gate.

## Construction



## P channel Enhancement MOSFET

- The area of MOSFET is typically 5 square mills or less.
- This area is extremely small being only about 5% of the area required for a bipolar junction transistor.
- A parallel plate capacitor is formed with the metal areas of the gate and the semiconductor channel acting as the electrodes of the capacitor.
- The oxide layer acts as the dielectric between the electrodes.









P channel Enhancement MOSFET



The substrate will be connected to the common terminal i.e., to the ground terminal.

□A negative potential will be applied to the gate.

□ This results in the formation of an electric field normal the SiO<sub>2</sub> layer.







P channel Enhancement MOSFET

 This electric field originates from the induced positive charges on the semiconductor side on the lower surface of the SiO2 layer.

> The induced positive charge become minority carriers in the n-type of substrate.



# WORKING



N channel Enhancement MOSFET

- It consists of a lightly doped p type substrate in to which two heavily Doped n type material are diffused.
- The surface is coated with a layer of silicon dioxide(Sio<sub>2</sub>).
  - Holes are cut through the Sio<sub>2</sub> to make contact with n-type blocks.











N channel Enhancement MOSFET

•Gate is insulated from the body of FET so it is called insulated gate Allayer FET(IGFET). Gate Drain Si ø2 layer•Structurally there exits no channel **SOUT** between source and drain so MOSFET some times N+N+called as N-channel enhancement Induced N channel type P-type substrate

N channel Enhancement MOSFET

•Because a thin layer of P-type substrate touching the metal oxide film provides channel for electrons and hence acts like N-type material.

#### OWORKING OF THE ENHANCEMENT MOSEET E



<u>n</u> channel Enhancement MOSFET



 Drain is made positive with respect to the source and no potential is applied to the gate as shown in
 figure.

The two n-blocks and p-type substrate form back to back pn junctions connected by the Resistance of the p-type material.

Both the junctions cannot be forwarded at the Same time so small drain current order of few nano amperes flows. OWORKING OF THE ENHANCEMENT MOSEET FET



- So MOSFET is cut off when gate source voltage ls zero.
- That is why it is called normally-OFF MOSFET.
- The gate is made positive with respect to source substrat

e as shown in figure.

A channel of electrons (nchannel) is formed in between the source and drain regions.



<u>N channel Enhancement MOSFET</u>

•Behaves as a capacitor with gate metal acting as one electrode, upper surface of the substrate as other electrode and sio2 layer as dielectric medium.

•When positive voltage is applied to gate the capacitor begin to charge.



N channel Enhancement MOSFET



•Consequently positive charges appears on the gate and negative charges appears

in the substrate between the drain and source.

- The n-channel thus formed is called induced n-channel or n-type inversion layer.
- As  $V_{GS\uparrow}$  ,no.electrons in the channel ,  $\hat{I}_D$   $\uparrow$ .

The minimum gate source voltage which produces the induced n-channel is called threshold voltage  $V_{GS}(th)$  when  $V_{GS} < V_{GS}(th)$ ,  $I_D=0$ .





Drain current starts only  $V_{GS} > V_{GS}$ (th).

 $\label{eq:starses} \square \mbox{For a given value of } V_{DS} \mbox{ as } V_{GS} \mbox{ is increased , more and } more \mbox{ electrons accumulate under the gate and } I_D \mbox{ increases.}$ 





So the conductivity of the channel is enhanced

by the positive bias on the gate, the device is

known as enhancement mode MOSFET.

The n-channel MOSFET can never operate with a negative gate voltage.

• Drain characteristics







- •It is observed that the drain current has been enhanced on application of negative gate voltage.
- •This is the reason for calling it as enhancement MOSFET.
- •By increasing the gate potential, pinch off voltage and drain currents are increased.
- •The curves are similar to drain -15 - 20 characteristics of JFET. Vds (v)





ENHANCEMENTMOSEETET





# CONSTRUCTION







**N** channel Depletion MOSFET

AEI302.37 TO 38

# CONSTRUCTION



N channel Depletion MOSFET











•Depletion MOSFET may be fabricated from the basic Si 02 MOSFET structure.

> •An p-type channel is obtained by diffusion between p+ type source and drain in an pchannel MOSFET.

P channel Depletion MOSFET



## **P** channel Depletion MOSFET





 In p-channel depletion MOSFETs are made by using n-type substrate and diffusing a lightly doped p-type channel between two heavily doped Ptype source & drain blocks

# S Symbols of p channel depletion MOSFETT





**N** channel Depletion MOSFET

 Negative gate operation of a depletion MOSFET is called Its depletion mode Operation

• When Vgs =0 electrons can Si  $o_2$  flow freely from source to drain through the conducting channel. since a channel exists between drain & source, Id flows even when Vgs =0.

It is also known as normally –
 ON MOSFET





#### **N** channel Depletion MOSFET



When negative voltage is applied to the gate as shown in Fig positive charges are induced in the channel by capacitor action The induced positive charges make the channel less conductive and drain current decreases as V<sub>GS</sub> is made

more negative.



## STS NETITUTIONS

### **N** channel Depletion MOSFET

With negative voltage a depletion MOSFET behave like JFET.

n positive voltage is applied to the gate free



electrons are Induced channel.

- This enhances the conductivity of the channel so increasing amount of current between terminals
- Since the action of negative voltage on gate is to deplete the channel of free n-type charge carriers so named as depletion MOSFET.



When the gate source voltage is zero considerable drain current flows.

When the gate is applied with negative voltage, positive charge are induced in the nchannel through the SiO<sub>2</sub>layer of the gate capacitor.



•The conduction in nchannel FET is due to electrons i.e., the majority carriers.

> •Therefore the induced positive charges make the n-channel less conductive.

•The drain current therefore gets reduced with increase in the gate bias voltage.



![](_page_39_Figure_1.jpeg)

• This is similar to the pinch off in JFET.

![](_page_40_Picture_1.jpeg)

The depletion MOSFET can also be operated in enhancement mode simply by applying a positive voltage to the gate

Application of positive gate voltage results in induced negative channel in the n-type channel

![](_page_41_Picture_0.jpeg)

Thus the conductivity of the channel gets increased the n-channel depletion MOSFET can be used as in enhancement mode by changing the gate voltage polarity.

 When a MOSFET is operated this way, we can it as dual mode MOSFET.

#### Comparison of MOSFET and JFET

#### Sno JFET

#### MOSFET

- 1. JFET Gate is not insulated from the channel
- 2. Channel and gate forms two pn junctions
- 3. There are only 3 leads
- 4. Can be operated in depletion mode only
- 5. Input impedance is high
- 6. Signal handling capacityis less
- 7. Gate current is more
- 8. Fabrication is complexand costly

MOSFET or IGFET is insulated from the channel

Channel and gate forms parrallel plate capacitor.

There are 4 leads

Can be operated inboth depletion and enhancement mode

Input impedance is very high

Signal handling capacityis more

Gate current is very less Easy to

fabricate, cheap. Most

## Advantages of MOSFET Over JFET

![](_page_43_Picture_1.jpeg)

- The insulated gate in MOSFET s result in much greater input impedance than that of JFET
- Inter electrode capacitance are independent of bia voltage and these capacitances are smaller incase of MOSFETs than JEFT.
- It is easier to fabricate MOSFET than JFET.
- MOSFET has no gate diode. This makes it possible to operate with +ve or –ve gate voltages

![](_page_44_Picture_0.jpeg)

![](_page_44_Picture_1.jpeg)

- Because of higher input resistance ,the enhancement type MOS devices have been used as micro-resistor in integrated micro-circuits .
- For electrometer circuits where exceptionally low currents are to be measured MOSFETs are most nearly ideal.
- MOSFET s are very small in size .which make them suitable for highly complex digital arrays

# CONSTSTCT TON OF COMPENSEMENTARY MOSFET(CM069FET(CMOS)

![](_page_45_Picture_1.jpeg)

![](_page_45_Figure_2.jpeg)

In this device two
 MOSFETs that are
 complementary to each
 other are used.

![](_page_45_Picture_4.jpeg)

![](_page_46_Picture_0.jpeg)

![](_page_46_Figure_1.jpeg)

•The drains of both the MOSFETs are combined and single terminal is taken.

# COCONSTRUCTION OF CMOSFET(contd..)d..)

![](_page_47_Picture_1.jpeg)

![](_page_47_Figure_2.jpeg)

•Similarly the gates of both the transistors are combined and a single gate terminal is taken out.

•Here the input is appllied at the input terminal v<sub>i</sub>.

![](_page_47_Picture_5.jpeg)

![](_page_48_Figure_0.jpeg)

![](_page_49_Picture_0.jpeg)

![](_page_49_Figure_1.jpeg)

- •So the output voltage Vo lies at -V dd level i.e., high.
- •Thus the CMOSFET in this configuration works as an inverter.

![](_page_50_Picture_0.jpeg)

![](_page_50_Figure_1.jpeg)

VDD

![](_page_50_Picture_2.jpeg)

•The key advantage of using CMOS design is this extremely low power consumption usually of the order of 50*mv* 

![](_page_51_Picture_0.jpeg)

![](_page_51_Picture_1.jpeg)

![](_page_51_Picture_2.jpeg)