

SNS COLLEGE OF TECHNOLOGY Coimbatore-35 An Autonomous Institution



Accredited by NBA – AICTE and Accredited by NAAC – UGC with 'A++'(III Cycle) Grade Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

23ECB101 - CIRCUIT ANALYSIS AND DEVICES

I YEAR/ II SEMESTER

UNIT 4 – TRANSISTORS AND THEIR APPLICATIONS

TOPIC - CMOS





> CMOS

- CMOS (complementary metal-oxide semiconductor) is the semiconductor technology used in the transistors that are manufactured into most of today's computer microchips.
- In CMOS technology, both kinds of transistors are used in a complementary way to form a current gate that forms an effective means of electrical control.






- The main <u>advantage of CMOS over NMOS</u> and BIPOLAR technology is the much smaller power dissipation.
- Unlike NMOS or BIPOLAR circuits, a Complementary MOS circuit has almost no static power dissipation.
- Power is only dissipated in case the circuit actually switches. This allows integrating more
 CMOS gates on an IC than in NMOS or <u>bipolar technology</u>, resulting in much better
 performance. Complementary Metal Oxide Semiconductor transistor consists of Pchannel MOS (PMOS) and N-channel MOS (NMOS). Please refer to the link to know
 more about the fabrication process of CMOS transistor.

٠

Semiconductor)











> NMOS

 NMOS is built on a p-type substrate wi n-type source and drain diffused on it. In NMOS, the majority of carriers are electrons.



nMOS

Drain

Source

- When a high voltage is applied to the gate, the NMOS will conduct.
- Similarly, when a low voltage is applied to the gate, NMOS will not conduct. NMOS is considered to be faster than PMOS, since the carriers in NMOS, which are electrons, travel twice as fast as the hole MOS/23ECB101- Circuit Analysis & Devices/K.Suriya/ECE/SNSCT





PMOS

- P- channel MOSFET consists of P-type Source and Drain diffused on an N-type substrate.
- The majority of carriers are holes. When a high voltage is applied to the gate, the PMOS will not conduct. When a low voltage is applied to the gate, the PMOS will conduct.
- The PMOS devices are more immune to noise than NMOS devices.






CMOS Working Principle

- In CMOS technology, both N-type and P-type transistors are used to design logic functions.
- The same signal which turns ON a transistor of one type is used to turn OFF a transistor of the other type.
- This characteristic allows the design of logic devices using only simple switches, without the need for a pull-up resistor.





- In CMOS <u>logic gates</u> a collection of n-type MOSFETs is arranged in a pull-down network between the output and the low voltage power supply rail (Vss or quite often ground).
- Instead of the load resistor of NMOS logic gates, CMOS logic gates have a collection of p-type MOSFETs in a pull-up network between the output and the higher-voltage rail (often named Vdd).



CMOS using Pull Up & Pull Down






- Thus, if both a p-type and n-type transistor have their gates connected to the same input, the p-type MOSFET will be ON when the n-type MOSFET is OFF, and vice-versa.
- The networks are arranged such that one is ON and the other OFF for any input pattern as shown in the figure below.
- CMOS offers relatively high speed, low power dissipation, high noise margins in both states, and will operate over a wide range of source and input voltages (provided the source voltage is fixed).





CMOS Inverter

- The inverter circuit as shown in the figure below. It consists of <u>PMOS and NMOS FET</u>. The input A serves as the gate voltage for both transistors.
- The NMOS transistor has input from Vss (ground) and the PMOS transistor has input from Vdd.
- The terminal Y is output. When a high voltage (~ Vdd) is given at input terminal (A) of the inverter, the PMOS becomes an open circuit, and NMOS switched OFF so the output will be pulled down to



CMOS Inverter





 When a low-level voltage (<Vdd, ~0v) applied to the inverter, the NMOS switched OFF and PMOS switched ON. So the output becomes Vdd or the circuit is pulled up to Vdd.


INPUT	LOGIC INPUT	OUTPUT	LOGIC OUTPUT
0 V	0	VDD	1
VDD	1	0 V	0





CMOS NAND Gate

- figure shows a 2-input Complementary MOS NAND gate. It consists of two series NMOS transistors between Y and Ground and two parallel PMOS transistors between Y and VDD.
- If either input A or B is logic 0, at least one of the NMOS transistors will be OFF, breaking the path from Y to Ground. But at least one of the pMOS transistors will be ON, creating a path from Y to VDD



Two Input NAND Gate





- the output Y will be high. If both inputs are high, both of the nMOS transistors will be ON and both of the pMOS transistors will be OFF. Hence, the output will be logic low.
- The truth table of the NAND logic gate given in the below table.


A	8	Pull-Down Network	Pull-up Network	OUTPUT (Y)
0	0	OFF	ON	1
0	1	OFF	ON	1
1	0	OFF	ON	1
1	1	ON	ON	0





CMOS NOR Gate

- A 2-input NOR gate is shown in the figure below. The NMOS transistors are in parallel to pull the output low when either input is high.
- The PMOS transistors are in series to pull the output high when both inputs are low, as given in the below table. The output is never left floating.



Two Input NOR Gate





The truth table of the NOR logic gate

A	В	Y	
0	0	1	
0	1	0	
1	0	0	
1	1	0	





CMOS Fabrication

- The fabrication of CMOS transistors can be done on the wafer of silicon. The diameter of the wafer ranges from 20mm to 300mm. In this, the Lithography process is the same as the printing press. On every step, different materials can be deposited, etched otherwise patterned. This process is very simple to understand by viewing the wafer's top as well as cross-section within a simplified assembling method.
- The fabrication of CMOS can be accomplished through using three technologies namely N-well, P-well, Twin well, an SOI (Silicon on Insuignos) ECB101- Circuit Analysis & Devices/K.Suriya/ECE/SNSCT





CMOS Characteristics

- The most important characteristics of CMOS are low static power utilization, huge noise immunity. When the single transistor from the pair of MOSFET transistor is switched OFF then the series combination uses significant power throughout switching among the two stated like ON & OFF.
- As a result, these devices do not generate waste heat as compared with other types of logic circuits such as TTL or NMOS logic, which usually use some standing current even they don't change their state.
- These CMOS characteristics will allow for integrating logic functions with high density on an integrated circuit. Because of this, CMOS has become the most frequently used technology to be executed within VLSI chips.
- The phrase MOS is a reference to the MOSFET's physical structure which includes an electrode with a metal gate that is located on the top of an oxide insulator of semiconductor material.
- A material like Aluminum is used only once however the material is now polysilicon. The
 designing of other metal gates can be done using a comeback through the arrival of highk dielectric materials within the process of the CMOS process.

 CMOS/23ECB101-Circuit Analysis & Devices/K.Suriya/ECE/SNSCT





The advantages of CMOS

- The main benefits of CMOS over TTL are good noise margin as well as less power consumption. This is due to no straight conducting lane from VDD to GND, fall times based on the conditions of input, then the transmission of the digital signal will become easy & low cost through CMOS chips.
- CMOS is used to explain the amount of memory on the motherboard of the computer that will store in the settings of BIOS. These settings mainly include the date, time, and settings of hardware TTL is a digital logic circuit where bipolar transistors work on DC pulses. Several transistor logic gates are normally made up of a single IC.





- It uses a single power supply like + VDD
- These gates are very simple
- Input impedance is high
- CMOS logic uses less power whenever it is held in a set state
- Power dissipation is negligible
- Fan out is high
- TTL compatibility
- Stability of temperature
- Noise immunity is good
- Compact
- Designing is very well
- Robust mechanically
- Logic swing is large (VDD)
 CMOS/23ECB101- Circuit Analysis & Devices/K.Suriya/ECE/SNSCT





The disadvantages of CMOS

- The cost will be increased once the processing steps increases, however, it can be resolved.
- The packing density of CMOS is low as compared with NMOS.
- MOS chips should be secured from getting static charges by placing the leads shorted otherwise; the static charges obtained within leads will damage the chip. This problem can be solved by including protective circuits otherwise devices.
- Another drawback of the CMOS inverter is that it utilizes two transistors as opposed to one NMOS to build an inverter, which means that the CMOS uses more space over the chip as compared with the NMOS. These drawbacks are small due to the progress within the CMOS technology.





CMOS Applications

- CMOS technology has been used for the following digital IC designs.
- Computer memories, CPUs
- Microprocessor designs
- Flash memory chip designing
- Used to design application-specific integrated circuits (ASICs)





