

SNS COLLEGE OF TECHNOLOGY



(An Autonomous Institution)

Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai

Accredited by NAAC-UGC with 'A++' Grade (Cycle III) &

Accredited by NBA (B.E - CSE, EEE, ECE, Mech & B.Tech.IT)

COIMBATORE-641 035, TAMIL NADU

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Course Name: 23ECT203 LINEAR INTEGRATED CIRCUITS

II YEAR/VI SEMESTER

UNIT I –BASICS OF OPERATIONAL AMPLIFIERS

Topic :Input Bias Current

Introduction

🕒 What is Input Bias Current?

Average current flowing into both input terminals of an op-amp


! Why is it Important?

- Creates DC errors in precision circuits
- Affects output voltage through resistive networks
- Limits performance in high-impedance applications

🔗 Impact on Circuit Performance

- Causes output voltage offset
- Degrades accuracy in measurement systems
- Particularly critical in low-frequency applications

OP-Amp Input Bias Current & Input Offset Current




🧠 Stage 1: Empathize

Understanding Challenges

🎓 Student Challenges

- ▶ Visualizing nanoampere-level currents
- ▶ Connecting datasheet values to circuit behavior
- ▶ Understanding impact on high-impedance circuits
- ▶ Distinguishing between bias current and offset current

Input Bias Current and Input Offset Current



📅 Stage 2: Define

Learning Goals

💡 Key Objectives

- ▶ Define key parameters: I_b and I_{os}
- ▶ Understand physical origin of bias currents
- ▶ Model their effect on circuit performance
- ▶ Calculate resulting DC output errors

Parameters of OP-AMP


- ★ Input offset voltage
- ★ Input offset current
- ★ Input BIAS current
- ★ Large signal voltage gain
- ★ Output voltage swing
- ★ Differential input resistance R_i
- ★ Input capacitance C_i
- ★ Common mode rejection ratio
- ★ Supply voltage rejection ratio
- ★ Slew rate
- ★ Gain bandwidth product

💡 Stage 3: Ideate

Brainstorming Approaches

🧠 Analysis Methods

- 📄 Analyze manufacturer datasheets for typical/max values
- 🔢 Use superposition to calculate effect of each error source
- ⚡ Create simplified DC equivalent circuit models
- 🖥️ Simulate circuits using SPICE to verify calculations




🔧 Stage 4: Prototype

Input Bias Current Model

🚶 Model Construction

- ▶ Start with **ideal op-amp** symbol
- ▶ Add **current sources** (I_b) to both inputs
- ▶ Include **offset current** (I_{os}) if needed
- ▶ Predicts **DC error** at output




▲ Stage 5: Test

Testing Methods

≡ Validation Process

- ▶ Choose **simple circuit** (inverting amplifier)
- ▶ Use **bias current model** to calculate output
- ▶ Compare with **SPICE simulation** results
- ▶ Analyze **discrepancies** and refine model




Input Bias Current

Definition

$$I_b = (I_{b+} + I_{b-}) / 2$$

- › Average of currents into **both input terminals**
- › Cause: **Base bias current** of differential input transistors
- › Typical values: **nanoampere range** (10-100 nA)
- › Creates **DC offset** in output voltage




Input Bias & Offset Current

↔ Input Offset Current (I_{os})

$$I_{os} = |I_{b+} - I_{b-}|$$

- ▶ Difference between the **two input currents**
- ▶ Cause: **Mismatch** in input transistor betas (β)
- ▶ Typical values: **10-20% of I_b**
- ▶ Creates **additional DC error** in output voltage



Activity: THINK-PAIR-SHARE

Instructions

1

THINK (2 min)

An inverting amplifier has $R_1 = 10\text{k}\Omega$ and $R_f = 100\text{k}\Omega$. If the op-amp has an input bias current of 80nA , what is the output DC error due to I_b alone?

2

PAIR (3 min)

Discuss your calculation and method with a partner.

3

SHARE (5 min)


Be ready to share your answer and the formula you used.

Expected Outcome

$$V_{\text{error_out}} = I_b \times R_{\text{comp}} = I_b \times (R_1 \parallel R_f)$$

$$= 80\text{nA} \times (10\text{k}\Omega \parallel 100\text{k}\Omega) = 80\text{nA} \times 9.09\text{k}\Omega = 727\mu\text{V}$$

Summary: Mind Map



Assessment

Exam-Oriented Questions

- 1 Define **Input Bias Current** and state its typical value for a 741 op-amp.
- 2 Draw the input bias current model of an op-amp including **I_b** and **I_{os}** .
- 3 Why is a resistor connected to the non-inverting terminal of an op-amp in a practical inverting amplifier?
- 4 List two causes for input offset current.

References

Textbooks

- D.Roy Choudhry, Shail Jain, "**Linear Integrated Circuits**", New Age International, 5th edition, 2018. (Unit I, Section 1.4)

- Sergio Franco, "**Design with Operational Amplifiers and Analog Integrated Circuits**", 4th Edition, Tata Mc Graw-Hill, 2014. (Chapter 2)

Online Resource

- ↪ Texas Instruments, "**Op-amp Basics: Introduction to the Operational Amplifier**", [Link to TI E2E or technical document]

Thank You!